Introduction


High-speed sense amplifier should be necessary with the low consumption power in readout the column A/D converter data of the CMOS image sensor (CIS). This sense amplifier gives major impact to the whole consumption power of the chip.

Feature

- Power Voltage $: 1.2V \le (CMOS \text{ switch is possible for power range})$
- Readout Rate : 250MHz< (Current consumption, Devices dependence)
- Current Consumption : 50uA (Readout-rate, Bit-line parasitic CAP (Cp) dependence)
- Delay Time : 2nsec (Cp=2pF), 3nsec (Cp=4pF) (exclude effect of wire resistance)
- Control of timing is easy because pre-charge is unnecessary by the current detection type.
- Low power consumption is possible because it has only to be settling during 1 select.
- CMOS inverter composition is used as the first stage amplifier, and high-speed and low power consumption is realized.
- Offset cancel operation is done in blanking period, and faulty operation due to the element dispersion is prevented.
- This IP can use 90nm device low voltage of 1V.

Equivalent Circuit

- The AB class amplification composition that low consumption power is possible is applied to each stage.
- A low power supply voltage operation is possible by circuit topology which can set up bit line potential optionally.



Column A/D Data Readout Sense Amplifier Equivalent Circuit