


Introduction


The CL12471B transmitter is designed to support dual pixel data transmission between Host and Flat Panel Display up to UXGA resolution. The transmitter converts parallel 48bits (Dual Pixel 24-bit color) of LVCMOS data into serial 8-LVDS data streams. Control signals (HSYNC, VSYNC, DE) are sent during blanking intervals. The CL12471B transmitter is an ideal means to solve EMI and cable size problems associated with wide, high-speed LVCMOS interfaces.

Feature

- 20MHz to 270MHz shift clock support
- Low power single 3.3V
- Clock edge programmable
- Supports VGA, SVGA, XGA, SXGA, UXGA
- Supports Dual Link and Single Link
- Supports RGB 18 / 24
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Low Profile 100 Lead TQFP Package
- 345mV swing LVDS devices for low EMI
- Supports 200mV Differential Amplitude Outputs
- Pin Compatible with THine THC63LVD823

Block Diagram


Pin Configuration



Pin Description

Pin Name	No of Pin	I/O	Pin Description															
TxOUT00N~03N	8	OUT	1st Link LVDS Differential Data Outputs															
TxOUT00P~03P			The 1st pixel output data when Dual Link															
TxCLKOUT0N/0P	2	OUT	1st Link LVDS Differential Clock Outputs															
TxOUT10N~13N	8	OUT	2nd Link LVDS Differential Data Outputs															
TxOUT10P~13P			These pins are disabled when Single Link															
TxCLKOUT1N/1P	2	OUT	2nd Link LVDS Differential Clock Outputs															
R00~R07	24	IN	1st Pixel LVCMOS Data Inputs															
G00~G07																		
B00~B07																		
R10~R17	24	IN	2nd Pixel LVCMOS Data Inputs															
G10~G17																		
B10~B17																		
TxCLKIN	1	IN	LVCMOS Level Clock Input															
DE	1	IN	Data Enable Input															
VSYNC	1	IN	Vsync Input															
HSYNC	1	IN	Hsync Input															
OE	1	IN	H: Output Enable L: Output Disable (All Outputs are Hi-Z)															
$\overline{\text{Power Down}}$	1	IN	H: Normal Operation L: Power Down (All Outputs are Hi-Z)															
$\overline{\text{R_F}}$	1	IN	Programmable Strobe Select H: Rising Edge, L: Falling Edge															
SS	1	IN	Programmable Differential Amplitude Voltage Select H: 345mV, L: 200mV															
MODE0/MODE1	2	IN	Data Mode <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>MODE 1</th> <th>MODE 0</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Dual Link (Dual-in/Dual-out)</td> </tr> <tr> <td>L</td> <td>H</td> <td>Not use</td> </tr> <tr> <td>H</td> <td>L</td> <td>Not use</td> </tr> <tr> <td>H</td> <td>H</td> <td>Single Link (single-in/single-out)</td> </tr> </tbody> </table>	MODE 1	MODE 0	Mode	L	L	Dual Link (Dual-in/Dual-out)	L	H	Not use	H	L	Not use	H	H	Single Link (single-in/single-out)
MODE 1	MODE 0	Mode																
L	L	Dual Link (Dual-in/Dual-out)																
L	H	Not use																
H	L	Not use																
H	H	Single Link (single-in/single-out)																
BITSEL	1	IN	6bit/8bit Color Select H: 6bit (TxOUTx3N/x3P...GND) L: 8bit															
Vcc / GND	3/4	IN	Power Supply/Ground Pins for LVCMOS Inputs															
PLL Vcc / PLL GND	1/2	IN	Power Supply/Ground Pins for PLL															
LVDS Vcc / LVDS GND	2/3	IN	Power Supply/Ground Pin for LVDS Outputs															