


Introduction

The CL12472B receiver is designed to support dual pixel data transmission between Host and Flat Panel Display up to UXGA resolution. The receiver converts serial 8-LVDS data streams back into parallel 48bits (Dual Pixel 24-bit color) of LVC MOS data. Control signals (HSYNC, VSYNC, DE) are sent during blanking intervals. The CL12472B receiver is an ideal means to solve EMI and cable size problems associated with wide, high-speed LVC MOS interfaces.


Feature

- 20MHz to 270MHz shift clock support
- Low power single 3.3V
- Clock edge programmable
- Supports VGA, SVGA, XGA, SXGA, UXGA
- Supports Dual Link and Single Link
- Supports RGB 18 / 24
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Supports Fail-Safe function to all input channels
- Low Profile 100 Lead TQFP Package
- Pin Compatible with THine THC63LVD824

Block Diagram



Pin Configuration



Pin Description

Pin Name	No of Pin	I/O	Pin Description																		
RxIN00N~03N	8	IN	1st Link LVDS Differential Data Inputs																		
RxIN00P~03P			The 1st pixel input data when Dual Link																		
RxCLKIN0N/0P	2	IN	1st Link LVDS Differential Clock Inputs																		
RxIN10N~13N	8	IN	2nd Link LVDS Differential Data Inputs																		
RxIN10P~13P			These pins are disabled when Single Link																		
RxCLKIN1N/1P	2	IN	2nd Link LVDS Differential Clock Input																		
R00~R07	24	OUT	1st Pixel LVCMOS Data Outputs																		
G00~G07																					
B00~B07																					
R10~R17	24	OUT	2nd Pixel LVCMOS Data Outputs																		
G10~G17																					
B10~B17																					
RxCLKOUT	1	OUT	LVCMOS Level Clock Output																		
DE	1	OUT	Data Enable Output																		
VSYNC	1	OUT	Vsync Output																		
HSYNC	1	OUT	Hsync Output																		
$\overline{\text{Power Down}}$	1	IN	H: Normal Operation L: Power Down (All Outputs are Hi-Z)																		
$\overline{\text{R_F}}$	1	IN	Programmable Strobe Select H: Rising Edge, L: Falling Edge																		
MODE0/MODE1	2	IN	Data Mode																		
			<table border="1"> <thead> <tr> <th>MODE</th> <th>MODE</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td>L</td> <td>L</td> <td>Dual Link (Dual-in/Dual-out)</td> </tr> <tr> <td>L</td> <td>H</td> <td>Not use</td> </tr> <tr> <td>H</td> <td>L</td> <td>Not use</td> </tr> <tr> <td>H</td> <td>H</td> <td>Single Link (single-in/single-out)</td> </tr> </tbody> </table>	MODE	MODE	Mode	1	0		L	L	Dual Link (Dual-in/Dual-out)	L	H	Not use	H	L	Not use	H	H	Single Link (single-in/single-out)
			MODE	MODE	Mode																
			1	0																	
			L	L	Dual Link (Dual-in/Dual-out)																
L	H	Not use																			
H	L	Not use																			
H	H	Single Link (single-in/single-out)																			
DRVSEL	1	IN	Output Drivability Select H: High Power, L: Low Power																		
Vcc / GND	7/9	IN	Power Supply/Ground Pins for LVCMOS Inputs																		
PLL Vcc / PLL GND	1/1	IN	Power Supply/Ground Pins for PLL																		
LVDS Vcc / LVDS GND	2/3	IN	Power Supply/Ground Pin for LVDS Outputs																		