


Introduction

The CL12482D receiver converts serial five LVDS data streams data back into parallel 35bits (30bits of RGB data and 5bits of HSYNC, VSYNC, DE and Control1, Control2) of LVCMOS parallel. The CL12482D receiver can be programmed for rising edge or falling edge clocks through a dedicated pin. The CL12482D receiver is an ideal means to solve EMI and cable size problems associated with wide, high-speed LVCMOS interfaces.


Feature

- Input Clock: 20MHz~85MHz Input Data Rate: 140Mbps~595Mbps
- Output Clock: 20MHz to 85MHz shift clock support
- Low power single 3.3V
- Clock edge programmable
- Supports VGA, SVGA, XGA, SXGA, SXGA+
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- Low Profile 64 Lead TQFP Package
- 345mV swing LVDS devices for low EMI
- Supports Fail-Safe function to all input channels
- Pin Compatible with THine THC63LVD104A

Block Diagram



Pin Configuration



Pin Description

Pin Name	No of Pin	I/O	Pin Description
RxOUT	35	OUT	LVC MOS Data Outputs
RxIN+	5	IN	Positive LVDS Differential Data Inputs
RxIN-	5	IN	Negative LVDS Differential Data Inputs
RxCLKOUT	1	OUT	LVC MOS Level Clock Output
RxCLKIN+	1	IN	Positive LVDS Differential Clock Input
RxCLKIN-	1	IN	Negative LVDS Differential Clock Input
$\overline{\text{Power Down}}$	1	IN	H: Normal Operation L: Power Down (All Outputs are Hi-Z)
$\overline{\text{R_F}}$	1	IN	Programmable Strobe Select H: Rising Edge, L: Falling Edge
OE	1	IN	H: Normal Operation L: All outputs are Hi-Z
Vcc / GND	4/5	IN	Power Supply/Ground Pins for LVC MOS Inputs
PLL Vcc / PLL GND	1/1	IN	Power Supply/Ground Pins for PLL
LVDS Vcc / LVDS GND	1/1	IN	Power Supply/Ground Pins for LVDS Outputs

Control Signal Truth Table

$\overline{\text{Power Down}}$	$\overline{\text{R_F}}$	OE	RxOUT	RxCLKOUT
0	0	0	All Outputs Hi-Z	Output Hi-Z
0	0	1	All "0" Outputs	"0" Output
0	1	0	All Outputs Hi-Z	Output Hi-Z
0	1	1	All "0" Outputs	"0" Output
1	0	0	All Outputs Hi-Z	Output Hi-Z
1	0	1	All Data Outputs	Falling Edge
1	1	0	All Outputs Hi-Z	Output Hi-Z
1	1	1	All Data Outputs	Rising Edge