

Introduction

The CL12531IP340 Transmitter converts 48bits LVCMOS parallel data of RGB into 6-channel mini-LVDS serial data streams. A Phase-locked transmit clock is transmitter in parallel with the data streams. The CL12531IP340 transmitter is programmed for rising edge or falling edge clocks through a dedicated pin. At a transmit clock frequency of 340MHz, 48bits of RGB data are transmitted at a rate of 680Mbps per mini-LVDS data channel. The CL12531IP340 Transmitter is an ideal means to solve EMI and cable size problems associated with wide, high speed CMOS interface.

Feature

- Input Clock: 20MHz to 85MHz (max: 112MHz) shift clock support
- Output Clock: 80MHz~340MHz (max: 448MHz)
Output Data Rate: 160Mbps~680Mbps (max: 896Mbps)
- Low power single 3.3V (Option: 2.5 / 2.8V) (Option: 1 / 1.2 / 1.5 / 1.8V Logic/Level Shifter)
- Clock Edge Programmable
- Supports VGA, SVGA, XGA, SXGA, SXGA+
- Narrow bus reduces cable size
- PLL requires no external components
- Power down mode
- $\pm 200\text{mV}$ swing mini-LVDS for low EMI
- mini-LVDS format

Block Diagram

